Texas Instruments SN74CBT16211ADLR Handleiding

Texas Instruments Niet gecategoriseerd SN74CBT16211ADLR

Lees hieronder de 📖 handleiding in het Nederlandse voor Texas Instruments SN74CBT16211ADLR (18 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 16 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Download PDF

Pagina 1/18



   

SCDS028M − JULY 1995 − REVISED SEPTEMBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DMember of the Texas Instruments

Widebus Family

D5-Ω Switch Connection Between Two Ports

DTTL-Compatible Input Levels

description/ordering information

The SN74CBT16211A provides 24 bits of

high-speed TTL-compatible bus switching. The

low on-state resistance of the switch allows

connections to be made with minimal propagation

delay.

The device operates as a dual 12-bit bus switch or

single 24-bit bus switch. When 1OE is low, 1A is

connected to 1B. When 2OE is low, 2A is

connected to 2B.

ORDERING INFORMATION

TAPACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SSOP DL

Tube SN74CBT16211ADL

CBT16211A

SSOP − DL Tape and reel SN74CBT16211ADLR CBT16211A

40° °C t 85 C

TSSOP − DGG Tape and reel SN74CBT16211ADGGR CBT16211A

−40° °C to 85 C TVSOP − DGV Tape and reel SN74CBT16211ADGVR CY211A

VFBGA − GQL

Tape and reel

SN74CBT16211AGQLR

CY211A

VFBGA − ZQL (Pb-free)

Tape and reel

SN74CBT16211AZQLR

CY211A

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

    !"#   $"%&! '#(

'"! !  $#!! $# )# #  #* "#

'' +,( '"! $!#- '#  #!#&, !&"'#

#-  && $##(

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1A1

1A2

1A3

1A4

1A5

1A6

GND

1A7

1A8

1A9

1A10

1A11

1A12

2A1

2A2

VCC

2A3

GND

2A4

2A5

2A6

2A7

2A8

2A9

2A10

2A11

2A12

1OE

2OE

1B1

1B2

1B3

1B4

1B5

GND

1B6

1B7

1B8

1B9

1B10

1B11

1B12

2B1

2B2

2B3

GND

2B4

2B5

2B6

2B7

2B8

2B9

2B10

2B11

2B12

NC − No internal connection

Widebus is a trademark of Texas Instruments.



   

SCDS028M − JULY 1995 − REVISED SEPTEMBER 2003

2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

terminal assignments

1 2 3 4 5 6

A1A2 1A1 NC 1OE 2OE 1B1

B1A5 1A4 1A3 1B2 1B3 1B4

C1A7 GND 1A6 1B5 GND 1B6

D1A10 1A8 1A9 1B8 1B7 1B9

E1A12 1A11 1B10 1B11

F2A1 2A2 2B1 1B12

GVCC GND 2A3 2B3 GND 2B2

H2A4 2A5 2A6 2B6 2B5 2B4

J2A7 2A8 2A9 2B9 2B8 2B7

K2A10 2A11 2A12 2B12 2B11 2B10

NC − No internal connection

FUNCTION TABLE

(each 12-bit bus switch)

INPUTS INPUTS/OUTPUTS

1OE 2OE 1A, 1B 2A, 2B

L L 1A = 1B 2A = 2B

L ZH 1A = 1B

H L Z 2A = 2B

H H Z Z

logic diagram (positive logic)

2A1

2A12

1OE

1B1

1B12

2B1

2B12

1A1

1A12

2OE

Pin numbers shown are for the DGG, DGV, and DL packages.

GQL OR ZQL PACKAGE

(TOP VIEW)

1 2 3 4 5 6



   

SCDS028M − JULY 1995 − REVISED SEPTEMBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

Supply voltage range, VCC −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, VI (see Note 1) −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous channel current 128 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, IIK (VI < 0) −50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Package thermal impedance, θJA (see Note 2): DGG package 64°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DGV package 48°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DL package 56°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

GQL/ZQL package 42°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg −65° °C to 150 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

MIN MAX UNIT

VCC Supply voltage 4 5.5 V

VIH High-level control input voltage 2 V

VIL Low-level control input voltage 0.8 V

TAOperating free-air temperature −40 85 C°

NOTE 3: All unused control inputs of the device must be held at V

CC or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

PARAMETER MIN TYPTEST CONDITIONS ‡MAX UNIT

VIK VCC = 4.5 V, II = −18 mA −1.2 V

VCC = 0 V, VI = 5.5 V 10

IIVCC = 5.5 V, VI = 5.5 V or GND ±1µA

ICC VCC = 5.5 V, IO

= 0, V I = VCC or GND 3 Aµ

∆ICC§Control inputs VCC = 5.5 V, One input at 3.4 V, Other inputs at V

CC or GND 2.5 mA

CiControl inputs VI = 3 V or 0 3 pF

Cio(off) VO = 3 V or 0, OE = VCC 5.5 pF

VCC = 4 V,

TYP at VCC = 4 V VI = 2.4 V, II = 15 mA 14 20

ron

V 0

II = 64 mA 5 7 Ω

ron

= 4.5 V

= 0

II = 30 mA 5 7

Ω

VI = 2.4 V, II = 15 mA 8 12

‡All typical values are at V

CC = 5 V (unless otherwise noted), T

A = 25°C.

§This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V

CC or GND.

¶Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by

the lowest voltage of the two (A or B) terminals.

Product specificaties

Merk:	Texas Instruments
Categorie:	Niet gecategoriseerd
Model:	SN74CBT16211ADLR
Breedte:	18.54 mm
Diepte:	7.59 mm
Hoogte:	2.59 mm
Breedte verpakking:	367 mm
Diepte verpakking:	367 mm
Hoogte verpakking:	55 mm
Soort:	Logic IC
Type verpakking:	SSOP
Aantal per verpakking:	1000 stuk(s)
Temperatuur bij opslag:	-65 - 150 °C
Bedrijfstemperatuur (T-T):	-40 - 85 °C
Aantal pinnen:	56
Breedte (met pennen):	18.54 mm
Diepte (met pennen):	10.67 mm
Hoogte (met pennen):	2.79 mm