Texas Instruments SN74AHCT125PWR Handleiding


Lees hieronder de πŸ“– handleiding in het Nederlandse voor Texas Instruments SN74AHCT125PWR (27 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 44 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Pagina 1/27
SN54AHCT125, SN74AHCT125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS264O βˆ’ DECEMBER 1995 βˆ’ REVISED JULY 2003
1
POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
D Inputs Are TTL-Voltage Compatible
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
βˆ’ 2000-V Human-Body Model (A114-A)
βˆ’ 200-V Machine Model (A115-A)
βˆ’ 1000-V Charged-Device Model (C101)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1OE
1A
1Y
2OE
2A
2Y
GND
VCC
4OE
4A
4Y
3OE
3A
3Y
SN54AHCT125 . . . J OR W PACKAGE
SN74AHCT125 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
4A
NC
4Y
NC
3OE
1Y
NC
2OE
NC
2A
1A
1OE
NC
3Y
3A
V
4OE
2Y
GND
NC
SN54AHCT125 . . . FK PACKAGE
(TOP VIEW)
CC
NC βˆ’ No internal connection
SN74AHCT125 . . . RGY PACKAGE
(TOP VIEW)
1 14
7 8
2
3
4
5
6
13
12
11
10
9
4OE
4A
4Y
3OE
3A
1A
1Y
2OE
2A
2Y
1OE
3Y V
GND
CC
description/ordering information
The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.
Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective
gate passes the data from the A input to its Y output.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TAPACKAGE†ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
QFN βˆ’ RGY Tape and reel SN74AHCT125RGYR HB125
PDIP βˆ’ N Tube SN74AHCT125N SN74AHCT125N
SOIC D
Tube SN74AHCT125D
AHCT125
SOIC βˆ’ D Tape and reel SN74AHCT125DR AHCT125
βˆ’40Β° Β°C to 85 C SOP βˆ’ NS Tape and reel SN74AHCT125NSR AHCT125
SSOP βˆ’ DB Tape and reel SN74AHCT125DBR HB125
TSSOP PW
Tube SN74AHCT125PW
HB125
TSSOP βˆ’ PW Tape and reel SN74AHCT125PWR HB125
TVSOP βˆ’ DGV Tape and reel SN74AHCT125DGVR HB125
CDIP βˆ’ J Tube SNJ54AHCT125J SNJ54AHCT125J
βˆ’55Β° Β°C to 125 C CFP βˆ’ W Tube SNJ54AHCT125W SNJ54AHCT125W
55 C
to
125 C
LCCC βˆ’ FK Tube SNJ54AHCT125FK SNJ54AHCT125FK
†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright Β© 2003, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SN54AHCT125, SN74AHCT125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS264O βˆ’ DECEMBER 1995 βˆ’ REVISED JULY 2003
2POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
FUNCTION TABLE
(each buffer)
INPUTS OUTPUT
OE A
OUTPUT
Y
L H H
L L L
H X Z
logic diagram (positive logic)
2A 2Y
2OE
1A 1Y
1OE
3A 3Y
3OE
4A 4Y
4OE
1
2
4
5
10
9
13
12
3
6
8
11
Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.
SN54AHCT125, SN74AHCT125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS264O βˆ’ DECEMBER 1995 βˆ’ REVISED JULY 2003
3
POST OFFICE BOX 655303 β€’ DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC βˆ’0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1) βˆ’0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Note 1) βˆ’0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0) βˆ’20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC ) Β±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC ) Β±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND Β±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, ΞΈJA (see Note 2): D package 86Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): DB package 96Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): DGV package 127Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): N package 80Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): NS package 76Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): PW package 113Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): RGY package 47Β°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg βˆ’65Β° Β°C to 150 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under β€œabsolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under β€œrecommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
3. The package thermal impedance is calculated in accordance with JESD 51-5.
recommended operating conditions (see Note 4)
SN54AHCT125 SN74AHCT125
UNIT
MIN MAX MIN MAX UNIT
VCC Supply voltage 4.5 5.5 4.5 5.5 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
VI Input voltage 0 5.5 0 5.5 V
VO Output voltage 0 VCC 0 VCC V
IOH High-level output current βˆ’8 βˆ’8 mA
IOL Low-level output current 8 8 mA
Ξ” Ξ”t/ v 20 20 ns/VInput transition rise or fall rate
TA Operating free-air temperature βˆ’55 125 βˆ’40 85 CΒ°
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.


Product specificaties

Merk: Texas Instruments
Categorie: Niet gecategoriseerd
Model: SN74AHCT125PWR
Breedte: 5.1 mm
Diepte: 4.5 mm
Hoogte: 1.05 mm
Breedte verpakking: 364 mm
Diepte verpakking: 364 mm
Hoogte verpakking: 27 mm
Soort: Logic IC
Type verpakking: TSSOP
Aantal per verpakking: 2000 stuk(s)
Temperatuur bij opslag: -65 - 150 Β°C
Bedrijfstemperatuur (T-T): -40 - 125 Β°C
Aantal pinnen: 14
Breedte (met pennen): 5.1 mm
Diepte (met pennen): 6.6 mm
Hoogte (met pennen): 1.2 mm

Heb je hulp nodig?

Als je hulp nodig hebt met Texas Instruments SN74AHCT125PWR stel dan hieronder een vraag en andere gebruikers zullen je antwoorden




Handleiding Niet gecategoriseerd Texas Instruments

Handleiding Niet gecategoriseerd

Nieuwste handleidingen voor Niet gecategoriseerd