Texas Instruments SN74AC240DW Handleiding

Texas Instruments Niet gecategoriseerd SN74AC240DW

Lees hieronder de 📖 handleiding in het Nederlandse voor Texas Instruments SN74AC240DW (27 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 27 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Download PDF

Pagina 1/27

SN54AC240, SN74AC240

OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCAS512E − JUNE 1995 − REVISED OCTOBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D2-V to 6-V VCC Operation

DInputs Accept Voltages to 6 V

DMax tpd of 6.5 ns at 5 V

description/ordering information

These octal buffers and line drivers are designed

specifically to improve the performance and

density of 3-state memory address drivers, clock

drivers, and bus-oriented receivers and

transmitters.

The ’AC240 devices are organized as two 4-bit

buffers/drivers with separate output-enable (OE)

inputs. When OE is low, the device passes

inverted data from the A inputs to the Y outputs.

When OE is high, the outputs are in the

high-impedance state.

To ensure the high-impedance state during power

up or power down, OE should be tied to VCC

through a pullup resistor; the minimum value of

the resistor is determined by the current-sinking

capability of the driver.

ORDERING INFORMATION

TAPACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube SN74AC240N SN74AC240N

SOIC DW

Tube SN74AC240DW

AC240

SOIC − DW Tape and reel SN74AC240DWR AC240

−40° °C to 85 C SOP − NS Tape and reel SN74AC240NSR AC240

40 C

85 C

SSOP − DB Tape and reel SN74AC240DBR AC240

TSSOP PW

Tube SN74AC240PW

AC240

TSSOP − PW Tape and reel SN74AC240PWR AC240

CDIP − J Tube SNJ54AC240J SNJ54AC240J

−55° °C to 125 C CFP − W Tube SNJ54AC240W SNJ54AC240W

55 C

125 C

LCCC − FK Tube SNJ54AC240FK SNJ54AC240FK

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54AC240 . . . J OR W PACKAGE

SN74AC240 . . . DB, DW, N, NS, OR PW PACKAGE

(TOP VIEW)

3 2 1 20 19

9 10 12 1311

1Y1

2A4

1Y2

2A3

1Y3

1A2

2Y3

1A3

2Y2

1A4

SN54AC240 . . . FK PACKAGE

(TOP VIEW)

2Y4

1A1

1OE

1Y4

2A2 2OE

2Y1

GND

2A1 VCC

1OE

1A1

2Y4

1A2

2Y3

1A3

2Y2

1A4

2Y1

GND

VCC

2OE

1Y1

2A4

1Y2

2A3

1Y3

2A2

1Y4

2A1

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

SN54AC240, SN74AC240

OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCAS512E − JUNE 1995 − REVISED OCTOBER 2003

2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION TABLE

(each buffer)

INPUTS OUTPUT

OE A

OUTPUT

L H L

L L H

H X Z

logic diagram (positive logic)

812

1A1

1A2

1A3

1A4

1Y1

1Y2

1Y3

1Y4

1OE

17 3

2A1

2A2

2A3

2A4

2Y1

2Y2

2Y3

2Y4

2OE

SN54AC240, SN74AC240

OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCAS512E − JUNE 1995 − REVISED OCTOBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC −0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, VI (see Note 1) −0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output voltage range, VO (see Note 1) −0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, IIK (VI < 0 or VI > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output clamp current, IOK (VO < 0 or VO > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous output current, IO (VO = 0 to VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous current through VCC or GND ±200 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Package thermal impedance, θJA (see Note 2): DB package 70°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DW package 58°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

N package 69°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

NS package 60°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PW package 83°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg −65° °C to 150 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

SN54AC240 SN74AC240

UNIT

MIN MAX MIN MAX UNIT

VCC Supply voltage 2 6 2 6 V

VCC = 3 V 2.1 2.1

VIH High-level input voltage VCC = 4.5 V 3.15 3.15 V

VIH

High level

input

voltage

VCC = 5.5 V 3.85 3.85

VCC = 3 V 0.9 0.9

VIL Low-level input voltage VCC = 4.5 V 1.35 1.35 V

VIL

Low level

input

voltage

VCC = 5.5 V 1.65 1.65

VIInput voltage 0 VCC 0 VCC V

VOOutput voltage 0 VCC 0 VCC V

VCC = 3 V −12 −12

IOH High-level output current VCC = 4.5 V −24 −24 mA

IOH

High level

output

current

VCC = 5.5 V −24 −24

VCC = 3 V 12 12

IOL Low-level output current VCC = 4.5 V 24 24 mA

IOL

Low level

output

current

VCC = 5.5 V 24 24

Δ Δt/ v 8 8 ns/VInput transition rise or fall rate

TAOperating free-air temperature −55 125 −40 85 C°

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product specificaties

Merk:	Texas Instruments
Categorie:	Niet gecategoriseerd
Model:	SN74AC240DW
Breedte:	13 mm
Diepte:	7.6 mm
Hoogte:	2.35 mm
Breedte verpakking:	12.83 mm
Diepte verpakking:	507 mm
Hoogte verpakking:	5.08 mm
Soort:	Logic IC
Type verpakking:	SOIC
Aantal per verpakking:	25 stuk(s)
Temperatuur bij opslag:	-65 - 150 °C
Bedrijfstemperatuur (T-T):	-40 - 85 °C
Aantal pinnen:	20
Breedte (met pennen):	13 mm
Diepte (met pennen):	10.63 mm
Hoogte (met pennen):	2.65 mm