Microchip SY89832U Handleiding


Lees hieronder de 📖 handleiding in het Nederlandse voor Microchip SY89832U (13 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 34 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Pagina 1/13
Pre
c
Sept
Ge
n
The
low
opti
m
ske
w
volta
The
term
netw
easil
refer
The
sync
SY8
9
diffe
r
ww
w
prod
tran
s
Data
Micr
e
Fu
n
c
ision Edge is a
r
Micrel Inc. • 21
e
mber 10, 2
0
n
eral Des
c
SY89832U i
s
voltage diffe
m
ized for ult
r
w
is guarant
e
ge and temp
e
differential
i
nation desig
ork through
a
y
interface t
o
e
nce output i
SY89832U
hronization
9
833L or SY
8
r
ent I/O co
m
.micrel.com
u
ct line of
s
lators and cl
o
sheets and
e
l’s web site
a
n
ctional B
egistered trade
m
80 Fortune Dri
v
0
14
c
ription
s
a 2.5V, hi
g
rential swin
g
r
a-low skew
e
ed to be l
e
e
rature.
input buffe
n that allow
s
a
VT pin. Thi
s
o
different lo
g
s
included fo
r
is a part o
f
family. Fo
r
8
9833AL. Fo
m
bination, c
o
and choos
e
high-speed,
o
ck generato
r
s
upport doc
u
a
t: www.micr
e
lock Dia
g
m
ark of Micrel, In
v
e • San Jose,
C
g
h-speed, 2
G
(LVDS) 1:
4
applications.
e
ss than 20
p
r has a
u
s
access to
feature allo
w
g
ic standard
s
r
AC-coupled
Micrel's hi
g
3.3V ap
p
r application
s
o
nsult Micr
e
e
from a
low-skew
f
r
s.
mentation a
r
e
l.com.
ram
c.
C
A 95131 • USA
G
Hz dierenti
4
fanout buf
f
Within devi
p
s over sup
p
u
nique inter
n
t
he terminati
w
s the device
s
. A VREF–
A
applications.
g
h-speed cl
o
p
lications, s
s
that requir
e
e
l's website
comprehensi
f
anout buffe
r
e available
2
Buf
f
• tel +1 (408) 9
4
al,
f
er
ce
p
ly
n
al
on
to
A
C
o
ck
ee
e
a
at
ve
rs,
on
Feat
u
G
u
vo
Ul
t
U
n
D
C
Hi
g
2.
5
In
d
Av
A
ppl
Pr
S
O
Fi
b
Gi
Typi
c
.5V Ultra-
P
f
er/Transl
a
P
4
4-0800 • fax +
1
t
u
res
u
aranteed A
C
o
ltage:
DC-to >2.0
<570ps pr
o
<20ps with
i
<200ps ris
e
t
ra-low jitter
d
81fs
RMS
ph
a
n
ique, patent
e
C
- and AC-c
o
g
h-speed LV
D
5
V voltage s
u
d
ustrial temp
e
v
ailable in a 1
ications
ocessor cloc
k
O
NET clock
d
b
re Channel
c
gabit Ethern
e
c
al Perfor
m
SY898
3
P
recision
1
a
tor with I
n
P
recision
E
1
(408) 474-100
0
cghelp@mic
r
C
performan
GHz through
p
o
pagation del
a
i
n-device ske
e
/fall time
d
esign:
a
se jitter
e
d input term
o
upled inputs
D
S outputs
u
pply operati
o
e
rature rang
e
6-pin (3mm
×
k
distribution
istribution
c
lock distribu
t
e
t clock distri
b
m
ance
3
2U
:4 LVDS
F
n
ternal Te
r
E
dge
®
0
http://www.
m
r
el.com or (4
0
ce over te
m
p
ut
a
y (IN-to-Q)
w
ination and
V
o
n
e
: –40C to +
8
×
3mm) QFN
t
ion
b
ution
F
anout
mination
m
icrel.com
Revision 3.0
0
8) 955-1690
m
perature an
d
V
T pin accept
8
5C
package
d
s
Micrel, Inc.
SY89832U
Ordering Information( )1
Part Number Package Type Operating Range Package Marking Lead Finish
SY89832UMG -QFN 16 Industrial 832U with Pb Free bar line indicator- NiPdAu
Pb-Free
SY89832UMG TR(2) - QFN 16 Industrial 832U with Pb Free bar line indicator- NiPdAu
Pb-Free
Notes:
1. Contact factory for die availability. Dice are guaranteed at T
A = 25°C, DC Electricals only.
2. Tape and Reel.
Truth Table
IN /IN /Q EN Q
0 1 1 0 1
1 0 1 1 0
X X 0 0
(3)
1
(3)
Note:
3. On next negative transition of the input signal (IN).
Pin Conguration
16-Pin QFN
September 10, 2014 Revision 3.0 2
tcghelp@micrel.com -or (408) 955 1690
Micrel, Inc.
SY89832U
Pin Description
Pin Number Pin Name Pin Function
15, 16
1, 2
3, 4
5, 6
Q0, /Q0
Q1, /Q1
Q2, /Q2
Q3, /Q3
LVDS Differential (Outputs): Normally terminated with 100 across the pair (Q, /Q). See LVDS
Outputs section for more details.Unused outputs should be terminated with a 100 resistor across
each pair.
8 EN
The single-ended, TTL/CMOS-compatible input functions as a synchronous output enable. The
synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW
state. Note that this input is internally connected to a 25k -pull up resistor and will default to logic
HIGH state (enabled) if left open.
9, 12 /IN, IN
Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs accept AC-
or DC-Coupled differential signs as small as 100mV. Each pin of a pair internally terminates to a VT
pin through 50 . Note that these inputs will default to an intermediate state if left open. See Input
Interface Applications section for more details.
10 VREF-AC
Reference Voltage: These outputs bias to VCC1.4V. They are used when AC coupling the inputs
(IN, /IN). For AC-Coupled applications, connect VREF-AC to VT pin and bypass with 0.0F low
ESR capacitor to VCC. See Input Interface Applications section for more details.
Maximum sink/source current is ±1.5mA. Due to the limited drive capability, each VREF-AC pin is
only intended to drive its respective VT pin.
11 VT
Input Termination Center Tap: Each side of the differential input pair terminates to a VT pin. The-
VT pins provide a center tap to a termination network for maximum interface flexibility. See - Input
Interface Applications section for more details.
13 GND
Ground. GND pins and exposed pad must be connected to the most negative potential of the device
ground.
7, 14 VCC
Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors and place as close to each
VCC pin as possible.
September 10, 2014 Revision 3.0 3
tcghelp@micrel.com -or (408) 955 1690


Product specificaties

Merk: Microchip
Categorie: Niet gecategoriseerd
Model: SY89832U

Heb je hulp nodig?

Als je hulp nodig hebt met Microchip SY89832U stel dan hieronder een vraag en andere gebruikers zullen je antwoorden




Handleiding Niet gecategoriseerd Microchip

Handleiding Niet gecategoriseerd

Nieuwste handleidingen voor Niet gecategoriseerd