Texas Instruments LP311DR Handleiding


Lees hieronder de 📖 handleiding in het Nederlandse voor Texas Instruments LP311DR (14 pagina's) in de categorie Niet gecategoriseerd. Deze handleiding was nuttig voor 33 personen en werd door 2 gebruikers gemiddeld met 4.5 sterren beoordeeld

Pagina 1/14
LP211, LP311
LOW-POWER DIFFERENTIAL COMPARATORS
WITH STROBES
SLCS003D − JUNE 1987 − REVISED SEPTEMBER 2003
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DLow Power Drain . . . 900 μW Typical With
5-V Supply
DOperates From 15 V or From a Single±
Supply as Low as 3 V
DOutput Drive Capability of 25 mA
DEmitter Output Can Swing Below Negative
Supply
DResponse Time . . . 1.2 μs Typ
DLow Input Currents:
Offset Current . . . 2 nA Typ
Bias Current . . . 15 nA Typ
DWide Common-Mode Input Range:
−14.5 V to 13.5 V Using ±15-V Supply
DOffset Balancing and Strobe Capability
DSame Pinout as LM211, LM311
DDesigned To Be Interchangeable With
Industry-Standard LP311
description/ordering information
The LP211 and LP311 devices are low-power versions of the industry-standard LM211 and LM311 devices.
They take advantage of stable, high-value, ion-implanted resistors to perform the same function as the LM311
series, with a 30:1 reduction in power consumption, but only a 6:1 slowdown in response time. They are well
suited for battery-powered applications and all other applications where fast response times are not needed.
They operate over a wide range of supply voltages, from ±18 V down to a single 3-V supply with less than 300-μA
current drain, but are still capable of driving a 25-mA load. The LP211 and LP311 are quite easy to apply free
of oscillation if ordinary precautions are taken to minimize stray coupling from the output to either input or to the
trim pins. In addition, offset balancing is available to minimize input offset voltage. Strobe capability also is
provided to turn off the output (regardless of the inputs) by pulling the strobe pin low.
The LP211 is characterized for operation from −25°C to 85°C. The LP311 is characterized for operation from
0 C.°C to 70°
ORDERING INFORMATION
TA
VIO max
AT 25°CPACKAGE†ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP (P) Tube of 50 LP311P LP311P
0°C to 70°C
7 5 mV
SOIC (D)
Tube of 75 LP311D
LP311
−0° °C to 70 C 7.5 mV SOIC (D) Reel of 2500 LP311DR LP311
SOP (PS) Reel of 2000 LP311PSR L311
25°C to 85°C
7 5 mV
SOIC (D)
Tube of 75 LP211D
LP211
−25° °C to 85 C 7.5 mV SOIC (D) Reel of 2500 LP211DR LP211
†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright © 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
2
3
4
8
7
6
5
EMIT OUT
IN+
IN−
VCC−
VCC+
COL OUT
BAL/STRB
BALANCE
LP211 . . . D PACKAGE
LP311 . . . D, P, OR PS PACKAGE
(TOP VIEW)
LP211, LP311
LOW-POWER DIFFERENTIAL COMPARATORS
WITH STROBES
SLCS003D − JUNE 1987 − REVISED SEPTEMBER 2003
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
functional block diagram
EMIT OUT
COL OUT
IN+
IN−
BAL/STRB
BALANCE
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage (see Note 1): VCC+ 18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
VCC− −18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Differential input voltage, VID (see Note 2) ±30 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, VI (either input, see Notes 1 and 3) ±15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage from emitter output to VCC− 30 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage from collector output to VCC− 40 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage from collector output to emitter output 40 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Duration of output short circuit (see Note 4) 40 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Notes 5 and 6): D package 97°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
P package 85°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
PS package 95°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating virtual junction temperature, TJ 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
−65° °C to 150 C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this
specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between VCC+ and VCC−.
2. Differential input voltages are at IN+ with respect to IN−.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage of ±15 V, whichever is less.
4. The output may be shorted to ground or to either power supply.
5. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) − TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
6. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions
MIN MAX UNIT
(|VCC±| ≤ 15 V) Input voltage VCC− + 0.5 VCC+ − 1.5 V
VCC+ − V
CC− Supply voltage 3.5 30 V
LP211, LP311
LOW-POWER DIFFERENTIAL COMPARATORS
WITH STROBES
SLCS003D − JUNE 1987 − REVISED SEPTEMBER 2003
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted)
PARAMETER TTEST CONDITIONS AMIN TYP†MAX UNIT
V
Input offset voltage
RS 100 kΩ
25 C 2 7.5°
mV
VID Input offset voltage RS < 100 kΩ, See Note 7 Full range 10 mV
VID < −10 mV, I
L = 25 mA,
25 C°
0 4
1 5
VID
<
10
mV
,
See Note 8
,25 C°0.4 1.5
VOL Low-level output voltage VCC = 4.5 V,
V < 10 mV
VCC− = 0,
Full range
0 1
0 4
V
VID < −10 mV,
See Note 8
IOL = 1.6 mA, Full range 0.1 0.4
I
Input offset current
See Note 7
25 C 2 25°
nA
IIO Input offset current See Note 7 Full range 35 nA
I
Input bias current
25 C 15 100°
nA
IIB Input bias current Full range 150 nA
L l l t b t
V
(st
r
obe)
= 0.3 V, VID < −10 mV,
25 C°
100
300
A
Low-level strobe current
V(strobe)
=
0
.
3
V
,
See Note 9
,25 C°100 300 Aμ
IO(off) Output off-state current VID > 10 mV, VCE = 35 V 25 C 0.2 100 nA°
A
Lar
g
e-si
g
nal differential-volta
g
e
R 5 kΩ
25 C°
40
100
V/mV
AVD
Large signal
differential voltage
amplification RL = 5 kΩ °25 C 40 100 V/mV
ICC+ Supply current from VCC+ VID = −50 mV, RL = ∞Full range 150 300 Aμ
ICC− Supply current from VCC− VID = 50 mV, RL = ∞Full range − 80 − 180 μA
†All typical values are at VCC± = ±15 V, T
A = 25°C.
NOTES: 7. The offset voltages and offset currents given are the maximum values required to drive the output within 1 V of either supply with
a 1-mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input
impedance.
8. Voltages are with respect to EMIT OUT and VCC− tied together.
9. The strobe should not be shorted to ground; it should be current driven at 100 μA to 300 μA.
switching characteristics, VCC± = ±5 V, TA = 25°C (unless otherwise noted)
PARAMETER TYP UNITTEST CONDITIONS
Response time See Note 10 1.2 sμ
NOTE 10: The response time is specified for a 100-mV input step with 5-mV overdrive.


Product specificaties

Merk: Texas Instruments
Categorie: Niet gecategoriseerd
Model: LP311DR
Breedte: 5 mm
Diepte: 3.98 mm
Hoogte: 1.5 mm
Breedte verpakking: 336.1 mm
Diepte verpakking: 340.5 mm
Hoogte verpakking: 25 mm
Soort: Comparator
Type verpakking: SOIC
Aantal per verpakking: 2500 stuk(s)
Temperatuur bij opslag: -65 - 150 °C
Aantal kanalen: 1 kanalen
Bedrijfstemperatuur (T-T): 0 - 70 °C
Aantal pinnen: 8
Breedte (met pennen): 5 mm
Diepte (met pennen): 6.19 mm
Hoogte (met pennen): 1.75 mm

Heb je hulp nodig?

Als je hulp nodig hebt met Texas Instruments LP311DR stel dan hieronder een vraag en andere gebruikers zullen je antwoorden




Handleiding Niet gecategoriseerd Texas Instruments

Handleiding Niet gecategoriseerd

Nieuwste handleidingen voor Niet gecategoriseerd